Pipeline and Vector Processing

Parallel Processing

- Simultaneous data processing tasks for the purpose of increasing the computational speed
- Perform concurrent data processing to achieve faster execution time
- Multiple Functional Unit :
 - Separate the execution unit into eight functional units operating in parallel



- Pipelining : it is the process of Decomposing a sequential process into suboperations with Each subprocess is executed in a special dedicated segment concurrently with all other segments.
- It is a collection of processing segments through which binary information flows. Where each segment performs partial processing dedicated by the way the task is partioned.
 - ◆ Pipelining의 예제 : Fig. 9-2
 - Multiply and add operation : $A_i * B_i + C_i$ (for i = 1, 2, ..., 7)
 - 3 개의 Suboperation Segment로 분리
 - » 1) $R1 \leftarrow Ai, R2 \leftarrow Bi$: Input Ai and Bi
 - » 2) $R3 \leftarrow R1 * R2, R4 \leftarrow Ci$: Multiply and input Ci
 - » 3) $R5 \leftarrow R3 + R4$: Add Ci
 - Content of registers in pipeline example : Tab. 9-1



The second second	Segment1		Segment 2		Segment 3
Clock pulse Number	R1	R2	R3	R4	R5
1	A1	B1	-	-	-
2	A2	B2	A1*B1	C1	
3	A3	B3	A2*B2	C2	A1*B1+C1
4	A4	B4	A3*B3	C3	A2*B2+C2
5	A5	B5	A4*B4	C4	A3*B3+C3
6	A6	A6	A5*B5	C5	A4*B4+C4
7	A7	A7	A6*B6	C6	A5*B5+C5
8	-	-	A7*B7	C7	A6*B6+C6
9		-	-	-	A7*B7+C7

General considerations

•4 segment pipeline : the operand pass through all four segments in a fixed sequence. Each segment consists of a combinational ckt Si that performs a sub operation over the data stream. The segments are separated by the registers to hold the intermediate results.



Fig.: Four Segment pipeline

• Space-time diagram :

»Show segment utilization as a function of time

•Task : T1, T2, T3,..., T6 executed in four segments.

»Total operation performed going through all the segment



Speedup S : Nonpipeline / Pipeline

• $\mathbf{S} = \mathbf{n} \cdot \mathbf{t}_n / (\mathbf{k} + \mathbf{n} - 1) \cdot \mathbf{t}_p = 6 \cdot 6 t_n / (4 + 6 - 1) \cdot t_p = 36 t_n / 9 t_n = 4$

- » n: task number (6)
- » t_n : time to complete each task in nonpipeline (6 cycle times = 6 t_p)
- $\mathbf{k} + \mathbf{n} \mathbf{1} \approx \mathbf{n}$ > \mathbf{t}_{p} : clock cycle time (1 clock cycle)
 - » k : segment number (4)
 - If n→∞이면, **S** = t_n / t_p
 - If we assume that the time it takes to process a task is the same in the pipeline and nonpipeline circuits then we have

nonpipeline $(t_n) = pipeline (k \cdot t_p)$

 $\mathbf{S} = \mathbf{t}_n / \mathbf{t}_p = \mathbf{k} \cdot \mathbf{t}_p / \mathbf{t}_p = \mathbf{k}$ Where k is the number of segments.

Arithmetic Pipeline

0

- Floating-point Adder Pipeline Example :
 - Add / Subtract two normalized floating-point binary number
 - » X = A x 2^a = 0.9504 x 10³
 - » $Y = B \times 2^{b} = 0.8200 \times 10^{2}$

• 4 segments suboperations

» 1) Compare exponents by subtraction :

3 - 2 = 1

- $X = 0.9504 \times 10^3$
- Y = 0.8200 x 10²
- » 2) Align mantissas
 - $X = 0.9504 \times 10^3$
 - Y = 0.08200 x 10³
- » 3) Add mantissas
 - Z = 1.0324 x 10³
- » 4) Normalize result
 - Z = 0.1324 x 10⁴



Instruction Pipeline

Instruction Cycle

1) Fetch the instruction from memory

2) Decode the instruction

3) Calculate the effective address

4) Fetch the operands from memory

5) Execute the instruction

6) Store the result in the proper place



Example : Four-segment Instruction Pipeline

- Four-segment CPU pipeline :
 - » 1) FI : Instruction Fetch
 - » 2) DA : Decode Instruction & calculate EA
 - » 3) FO : Operand Fetch
 - » 4) **EX** : Execution
- Timing of Instruction Pipeline :



Pipeline Conflicts : 3 major difficulties

- 1) Resource conflicts
 - » memory access by two segments at the same time.
 - » Can be avoided by using separate instruction stream and data memories.
- 2) Data dependency
 - » when an instruction depend on the result of a previous instruction, but this result is not yet available
- 3) Branch difficulties
 - » branch and other instruction (interrupt, ret, ..) that change the value of PC
- ◆ Data Dependency 해결 방법
 - Hardware 적인 방법
 - » Hardware Interlock
 - previous instruction의 결과가 나올 때 까지 Hardware 적인 Delay를 강제 삽입
 - » Operand Forwarding
 - previous instruction의 결과를 곧바로 ALU 로 전달 (정상적인 경우, register를 경유함)
 - Software 적인 방법
 - » Delayed Load
 - previous instruction의 결과가 나올 때 까지 No-operation instruction 을 삽입

Assignment

- What do you mean by pipeline and parallel processing.
- Explain vector processing.